278062.fig.008a
(a)
278062.fig.008b
(b)
Figure 8: (a) Idea, (b) test. S1, S2→ S3, S4: trigger on (delay: 0 s, 50 μS; pulse width: 480 μS).