Reduced Precision Redundancy for Satellite Telecommand Receiver Module on FPGA

Figure 1

Block diagram of an 𝑛-bit FIR filter protected with 𝑘-bit RP modules.