Analysis of Leakage Reduction Techniques in Independent-Gate DG FinFET SRAM Cell

Figure 1

Schematic of conventional 6T SRAM cell.