Analysis of Leakage Reduction Techniques in Independent-Gate DG FinFET SRAM Cell

Figure 2

Schematic design of SRAM cell using independent-gate FinFET.