Analysis of Leakage Reduction Techniques in Independent-Gate DG FinFET SRAM Cell

Figure 3

Multithreshold voltage technique using (a) PMOS HVT and (b) NMOS HVT.

(a)

(b)