Analysis of Leakage Reduction Techniques in Independent-Gate DG FinFET SRAM Cell

Figure 4

Conventional 6T SRAM cell using gated-𝑉_dd technique.