Conference Paper

Microcontroller Based Less Switches Topology and Digital Gating Technique for Single-Phase Five-Level Inverter

Figure 2

Circuit diagram of one leg of capacitor clamped five-level inverter.
820879.fig.002