Figure 3: A vision of an FPGA chip with its input/output (I/O) circuitry and possibly loaded with a few recovery engines such as GA, NN, and an LUT.