A High-Performance Parallel FDTD Method Enhanced by Using SSE Instruction Set

Figure 3

CPU architecture including FPU and VALU.