International Journal of Digital Multimedia Broadcasting

Research Article

Design of a VLSI Decoder for Partially Structured LDPC Codes

Figure 10

Architecture of the processing element dedicated to check and variable node processing.
245305.fig.010