Design of a VLSI Decoder for Partially Structured LDPC Codes

Figure 7

Variable node processor input and outputs.

(a)

(b)