Research Article

Design of a VLSI Decoder for Partially Structured LDPC Codes

Figure 8

Scheduling of operations inside a single iteration of the split decoding algorithm.
245305.fig.008