797393.fig.0014
Figure 13: FPGA implementation of the PAPR reduction block in the DTTv2 modulator.