(a)
Pattern 0
(b)
Pattern 1
(c)
Pattern 2
Figure 4:
End-to-End delay with infinite buffer.