124245.fig.004a
(a) Pattern 0
124245.fig.004b
(b) Pattern 1
124245.fig.004c
(c) Pattern 2
Figure 4: End-to-End delay with infinite buffer.