249647.fig.002
Figure 2: Implementation of the decoupling and matching networks for a 2-element array using parallel or series L-C circuits.