- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
International Journal of Microwave Science and Technology
Volume 2012 (2012), Article ID 906516, 6 pages
System-on-Package MHMIC Milimeter-Wave Frequency Synthesizer for 60 GHz WPANs
1Department of Electronics, Faculty of Engineering and Design, Carleton University, 1125 Colonel By Drive, Ottawa, ON, K1S 5B6, Canada
2Terrestrial Wireless Systems Research Branch, Communications Research Centre Canada, 3701 Carling Avenue, P.O. Box 11490, Station H, Ottawa, ON, K2H 8S2, Canada
Received 3 March 2012; Revised 16 June 2012; Accepted 19 June 2012
Academic Editor: Yinchao Chen
Copyright © 2012 Boris Spokoinyi et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
We present a low-cost millimeter-wave frequency synthesizer with ultralow phase noise, implemented using system-on-package (SoP) techniques for high-data-rate wireless personal area network (WPAN) systems operating in the unlicensed 60 GHz ISM band (57–64 GHz). The phase noise specification of the proposed frequency synthesizer is derived for a worst case scenario of an 802.11.3c system, which uses a 64-QAM 512-carrier-OFDM modulation, and a data rate of 5.775 Gbps. Our design approach adopts commercial-of-the-shelf (COTS) components integrated in a low-cost alumina-based miniature hybrid microwave integrated circuit (MHMIC) package. The proposed design approach reduces not only the system cost and time-to-market, but also enhances the system performance in comparison with system-on-chip (SoC) designs. The synthesizer has measured phase noise of dBc/Hz at 1 MHz offset and integrated phase noise of 2.8° (simulated: 2.5°) measured at 57.6 GHz with output power of dBm.
The current demand for high-definition video streaming as well as the need for high-data-rate transmission in the range of multigigabit/s, attracts the use of the 60-GHz unlicensed ISM band (57–64 GHz). The main reason for the interest in the 60 GHz ISM band is attributed to the availability of 7 GHz of unlicensed bandwidth. Furthermore, the high oxygen absorption, and line-of-sight use, of the 60 GHz band makes this band well suited for frequency reuse which increases the system capacity; in addition, it minimizes harmful cochannel interferences, and increases the security of communication.
Although the 60-GHz band has many advantages, the design of low-cost high-performance frequency synthesizers that meet the system requirements of low-phase noise presents a design challenge, particularly, when CMOS system-on-chip (SoC) is the technology to be used (see Table 2 for comparison). Such a challenge is due to the lossy silicon-substrate of CMOS technology. This is the main reason for using GaAs-based COTS components in our proposed design. The advantage of SoP integration is that, it enables the realization of the passive components on the same substrate of the packaging. In addition, active devices can be selected from different technologies to optimize the system performance. As an example, CMOS components can be used for high-density logic and analog circuits, SiGe and GaAs for high-speed microwave circuits, and GaN for high power.
This paper will derive synthesizer phase noise specification and present design and measurements of the synthesizer. System analysis is performed in Section 2, with calculation of best-case SNR required. In Section 3 an analysis is performed on the influence of the phase noise on SNR and synthesizer requirements are derived. Section 4 discusses the proposed frequency synthesizer. Finally the measured data is presented in Section 5.
2. System Analysis
Before presenting the analysis and design of the synthesizer we need to understand how the synthesizer performance affects the overall system performance. The following sections will describe how the SNR of the system is derived from top level specifications and how the SNR is degraded by phase noise of the synthesizer, leading to synthesizer phase noise specification. The model presented here begins with an ideal case and builds on the nonidealities of various system components and the effect each has on the degradation of SNR. This work begins by presenting the system’s link budget, followed by peak power requirement, and finally by phase noise degradation of SNR.
2.1. System Overview
The proposed synthesizer is designed to be used in an experimental setup (shown in Figure 1) to test transmission in the 60-GHz range. For simplicity, the setup would take several channels from 802.11n (5.5 GHz) signal and upconvert them to 60 GHz.
2.2. Link Budget
Following the standard specifications for 802.15.3c  the required system specifications is derived. The required path loss of the radio link is considered next. First we define the system specifications in Table 1.
Using the path loss equation in  the path loss (PL) is calculated to be 90.4 dB. From Table 1. the received signal power is 19 dBm (27 dBm EIRP−8 dBi). The maximum achievable SNR for the receiver is 36 dB.
2.3. Peak Power Requirement
An OFDM signal has a higher peak-to-average power ratio (PAPR) than a single carrier (SC) signal. The worst case PAPR as a function of number subcarriers  is:
For 802.15.3c HSI mode is 352, and PAPR is 25.5 dB. This means that average power would have to be 25.5 dB below the 27 dBm peak power specified by FCC . Therefore, the average transmit power would be 1.5 dBm (27 dBm−25.5 dB) due to peak power constraint. Maximum SNR for peak power requirement would degrade to 18.5 dB.
3. Phase Noise Effect on SNR
According to  the SNR degradation due to phase noise in an OFDM signal can be calculated as follows: where corresponds to the integrated phase noise in radians (also referred to as RMS jitter).
Since ECC can significantly change the required SNR, we need to look at the effect of SNR degradation due to phase noise at SNR levels required with ECC. low-density-parity-check (LDPC) coding, used in 802.15.3c, can get very close  to the Shannon limit. The SNR at Shannon limit is : where is code rate, is constellation size ().
LDPC coding can achieve SNR values as close as 1 dB from the Shannon limit . Allowing us to see how phase noise would influence ECC-coded signal using (2) and (3). This is shown for various modulation schemes and code rates (Figure 2).
The SNR at Shannon limit for code rate 5/8 64-QAM signal is 15 dB (SNRmin from (3)). By adding LDPC encoding we expect it to increase to16 dB. The SNR margin would then be 18.5 dB−16 dB = 2.5 dB. From Figure 2 this means that the system can tolerate 4° of RMS jitter while still conforming to specifications in Table 1.
4. Synthesizer Design
4.1. PLL Design
For better phase noise a maximum channel spacing of 3.2 GHz is chosen, based on 100 MHz PFD frequency.
The proposed synthesizer uses COTS components for reference crystal oscillator, dividers, phase-frequency detector (PFD), loop filter, 14-15 GHz VCO, ×4 multiplier, and output amplifier.
4.2. PLL Loop Filter Design
Loop filter is chosen to be a commonly used 2nd order integrator-lead RC filter . Higher order filters have been simulated producing no noticeable improvement on overall phase noise. The loop filter topology in is employed as shown in Figure 4.
The loop bandwidth and loop damping constant are optimized based on the VCO slope, capacitance ratio for which a rule of thumb value of 10 is used, and the fact that the reference + PLL phase noise is nearly thermal around the loop 3 dB frequency. Using MATLAB, a sweep of loop natural frequency () and damping constant () is performed for various VCO slopes and ’s. The and values producing smallest integrated phase noise are shown in Figure 5.
Based on the plots of Figure 5, and using the fact that VCO has a slope of 28 dB/dec and with capacitance ratio of 10, the optimal and are 0.7 and 0.88, respectively, where is intersection of open loop phase noise of VCO and the reference, which is at (Figure 6). From this, loop component values that produce minimal integrated phase noise are calculated using . The result is shown in Table 2.
4.3. PLL Component Selection
The PLL components are selected based on simulation of their phase noise contributions to meet the specifications:(i)crystek CVHD-950-100 VCXO;(ii)the PLL chip: ADF4106 from Analog Devices;(iii)hittite HMC398QS16G VCO and HMC-XDH158 ×4.
The plot in Figure 6 shows component phase noise based on open loop measurements illustrating loop bandwidth selection.
The reference, DC supplies, and digital control signals are provided from an PCB board, which is connected to the MHMIC SoP with bond wires. The 60 GHz output signal is bond-wired from the amplifier to a coaxial V-connector. The synthesizer with populated components is shown on Figure 7.
The synthesizer phase noise is measured at 57.6 GHz with a Rohde & Schwarz FSUP signal source analyzer. The plot in Figure 8 shows measured phase noise versus simulated.
Table 3 compares measured phase noise with published measurements (all normalized to 57.6 GHz).
The power consumption of VCO and ×4 multiplier is 2.1 W, which makes the applications of the proposed synthesizer suitable to large size installations such as set-top boxes, kiosks, and point-to-point radios.
A cost-effective high-performance SoP synthesizer is designed and manufactured based on the derived phase noise requirements from system analysis. Worst case 802.15.3c MCS-index-7 signal is used for derivation of SNR. The worst case SNR is derived to be 18.5 dB for 10 m link with BER of . The Integrated phase noise specification is derived to be 4°. The synthesizer has been designed and manufactured in MHMIC process which exceeds this specification, achieving phase noise of −111.5 dBc/Hz (1 MHz offset) and the integrated phase noise of 2.8° at 57.6 GHz, degrading SNR by only 1.8 dB. To authors’ knowledge this is the best phase noise reported, at the time of writing, at frequency close to 60 GHz.
The authors would like to acknowledge support of the Communications Research Centre Canada for fabrication, assembly, and testing of the synthesizer. Special thanks to Adrian Momciu for the help with manufacturing and testing.
- P. Pagani, I. Siaud, N. Malhouroux, and W. Li, “Adaptation of the France Telecom 60 GHz channel model to the TG3c framework,” IEEE 802.15-06-0218-00-003c, April 2006.
- A. A. M. Saleh and R. A. Valenzuela, “A statistical model for indoor multipath propagation,” IEEE Journal on Selected Areas in Communications, vol. 5, no. 2, pp. 128–137, 1987.
- FCC Regulation, “Operation within the band 57–64 GHz,” 47 CFR 15.255.
- A. M. Niknejad, “Siliconization of 60 GHz,” IEEE Microwave Magazine, vol. 11, no. 1, pp. 78–85, 2010.
- Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for High Rate Wireless Personal Area Networks (WPANs), IEEE Standard 802.15.3c, 2009.
- R. Prasad, OFDM for Wireless Communications Systems, Artech House, 2004.
- H. G. Ryu, Y. S. Li, and J. S. Park, “Nonlinear analysis of the phase noise in the OFDM communication system,” IEEE Transactions on Consumer Electronics, vol. 50, no. 1, pp. 54–63, 2004.
- W. Fong, S. Lin, G. Maki, and P. Yeh, Low Density Parity Check Codes: Bandwidth Efficient Channel Coding, NASA, 2003.
- C. E. Shannon, “Communication in the presence of noise,” Proceedings of the IEEE, vol. 86, no. 2, pp. 447–458, 1998.
- B. A. Floyd, “A 16-18.8 GHz sub-integer-N frequency synthesizer for 60 GHz transceivers,” IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1076–1086, 2008.
- H. M. Cheema, R. Mahmoudi, P. T. M. Van Zeijl, and A. Van Roermund, “A 40 GHz phase-locked loop for 60 GHz sliding-IF transceivers in 65 nm CMOS,” in Proceedings of the 6th IEEE Asian Solid-State Circuits Conference (A-SSCC '10), pp. 193–196, November 2010.
- S. Pellerano, R. Mukhopadhyay, A. Ravi, J. Laskar, and Y. Palaskas, “A 39.1-t0-41.6 GHz ΔΣ fractional-n frequency synthesizer in 90 nm CMOS,” in Proceedings of IEEE International Solid State Circuits Conference (ISSCC '08), pp. 4841–630, February 2008.
- K. C. Eun, D. Y. Jung, J. J. Lee et al., “LTCC SoP integration of 60 GHz transmitter and receiver radios,” in Proceedings of the Asia Pacific Microwave Conference (APMC '08), pp. 1–8, December 2008.
- R. E. Best, Phase-Locked Loops Design, Simulation and Applications, McGraw-Hill, 5th edition, 2003.