An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS

Figure 15

A chip micrograph of the proposed cascaded PLL.