An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS

Figure 17

Measured phase noise characteristics of CPLL output at 7.2 GHz.