An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS

Figure 2

Phase-noise reduction with a charge-pump PLL and injection locking.