Research Article

An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90nm CMOS

Figure 20

Measured frequency spectra of CPLL output (a) at 7.2 GHz and (b) at 9.6 GHz.
584341.fig.0020a
(a)
584341.fig.0020b
(b)