Research Article

An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90nm CMOS

Figure 5

Proposed cascaded injection-locked PLL (CPLL) with pulse injection.
584341.fig.005