Diophantine Frequency Synthesizer Design for Timekeeping Systems

Figure 7

Three-PLL frequency-offset DFS scheme.