Bottom-Up Abstract Modelling of Optical Networks-on-Chip: From Physical to Architectural Layer
Figure 5
(a) Topological scheme of the optical switch showing the interconnections between the eight PSEs. (b) FDTD representation of the real device; the computational domain is discretized over a grid with step .
