]>An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture : Figure 1
180216.fig.001a
(a) Bug fixing
180216.fig.001b
(b) Avoidance of high volume
180216.fig.001c
(c) Version upgrade
180216.fig.001d
(d) Multiple mode/specfication
Figure 1: The use of a VGLC as a reconfigurable logic core.