An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture

Figure 2

Synthesis results of six benchmark circuits.