An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture

Figure 5

Variable grain logic cell architecture.