An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture

Figure 7

Output selector part.