Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation

Figure 7

Memory access analysis. (a) SystemC fragment, (b) control flow subgraph corresponding to clock cycle.

(a)

(b)