On the Use of Magnetic RAMs in Field-Programmable Gate Arrays

Figure 10

First test chip realized: layout (left), picture (center), emulated MTJ RSRAM cell schematic (right).