Figure 19:
Implemented chip in 0.35
𝜇
m CMOS technology combined with the MTJ-TAS magnetic postprocess.