The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units

Figure 11

Delay against various EBs positions for multiple EB types FPGA, as defined in Figure 6.