Figure 12:
Delay against channel width for multiple EB types FPGA.