The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units

<table>Coarse-grained
unit modelled in this paper.</table>

International Journal of Reconfigurable Computing

Figure 2: The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units 