]>The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units : Figure 9
736203.fig.009
Figure 9: Delay against channel width for single EB-type FPGA.