International Journal of Reconfigurable Computing
Volume 2008 (2008), Article ID 736203, 10 pages
doi:10.1155/2008/736203
Research Article

The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units

Chi Wai Yu,1 Julien Lamoureux,2 Steven J. E. Wilton,2 Philip H. W. Leong,3 and Wayne Luk1

1Department of Computing, Imperial College London, London SW7 2AZ, UK
2Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, British Columbia, V6T1Z4, Canada
3Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong

Received 7 July 2008; Accepted 30 October 2008

Academic Editor: Gustavo Sutter

Copyright © 2008 Chi Wai Yu et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. C. H. Ho, C. W. Yu, P. H. W. Leong, W. Luk, and S. J. E. Wilton, “Domain-specific hybrid FPGA: architecture and floating point applications,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '07), pp. 196–201, Amsterdam, The Netherlands, August 2007. View at Publisher · View at Google Scholar
  2. C. W. Yu, J. Lamoureux, S. J. E. Wilton, P. H. W. Leong, and W. Luk, “The coarse-grained/fine-grained logic interface in FPGAs with embedded floating-point arithmetic units,” in Proceedings of the 4th Southern Conference on Programmable Logic (SPL '08), pp. 63–68, San Carlos de Bariloche, Argentina, March 2008. View at Publisher · View at Google Scholar
  3. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Dordrecht, The Netherlands, 1999.
  4. Altera Corp., “Stratix III Device Handbook, Vol. 1,” 2006.
  5. Xilinx Inc., “Virtex-5 Family Overview - LX, LXT, and SXT Platforms,” 2007.
  6. I. Kuon and J. Rose, “Measuring the gap between FPGAs and ASICs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 203–215, 2007. View at Publisher · View at Google Scholar
  7. A. Ye, J. Rose, and D. Lewis, “Architecture of datapath-oriented coarse-grain logic and routing for FPGAs,” in Proceedings of IEEE Custom Integrated Circuits Conference (CICC '03), pp. 61–64, San Jose, Calif, USA, September 2003. View at Publisher · View at Google Scholar
  8. K. Compton and S. Hauck, “Totem: custom reconfigurable array generation,” in Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '01), pp. 111–119, Rohnert Park, Calif, USA, April-May 2001.
  9. S. Shukla, N. W. Bergmann, and J. Becker, “QUKU: a coarse grained paradigm for FPGA,” in Proceedings of the Dagstuhl Seminar 06141, Dagstuhl, Germany, April 2006.
  10. R. Enzler, C. Plessl, and M. Platzner, “System-level performance evaluation of reconfigurable processors,” Microprocessors and Microsystems, vol. 29, no. 2-3, pp. 63–73, 2005. View at Publisher · View at Google Scholar
  11. P. Jamieson and J. Rose, “Enhancing the area-efficiency of FPGAs with hard circuits using shadow clusters,” in Proceedings of IEEE International Conference on Field Programmable Technology (FPT '06), pp. 1–8, Bangkok, Thailand, December 2006. View at Publisher · View at Google Scholar
  12. S. J. E. Wilton, J. Rose, and Z. G. Vranesic, “The memory/logic interface in FPGAs with large embedded memory arrays,” IEEE Transactions on Very Large Scale Integration Systems, vol. 7, no. 1, pp. 80–91, 1999. View at Publisher · View at Google Scholar
  13. “Virtex-II Plaform FPGAs: Complete Data Sheet,” (v3.4), March 2005, http://direct.xilinx.com/bvdocs/publications/ds031.pdf.
  14. T. Wong and S. J. E. Wilton, “Placement and routing for non-rectangular embedded programmable logic cores in SoC design,” in Proceedings of IEEE International Conference on Field-Programmable Technology (FPT '04), pp. 65–72, Brisbane, Australia, December 2004. View at Publisher · View at Google Scholar
  15. C. H. Ho, P. H. W. Leong, W. Luk, S. J. E. Wilton, and S. Lopez-Buedo, “Virtual embedded blocks: a methodology for evaluating embedded elements in FPGAs,” in Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '06), pp. 35–44, Napa, Calif, USA, April 2006. View at Publisher · View at Google Scholar
  16. C. W. Yu, “A tool for exploring hybrid FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '07), pp. 509–510, Amsterdam, The Netherlands, August 2007. View at Publisher · View at Google Scholar
  17. http://www.doc.ic.ac.uk/~cyu/vph.zip.