Research Article

Dynamic Hardware Development

Figure 8

Floorplan of video processing implementation in an Xilinx xc2vp30.
901328.fig.008