Research Article

High level modeling of Dynamic Reconfigurable FPGAs

Figure 13

Allocation: Level 1.
408605.fig.0013