Research Article

High level modeling of Dynamic Reconfigurable FPGAs

Figure 3

The complete design flow.
408605.fig.003