Research Article

High level modeling of Dynamic Reconfigurable FPGAs

Figure 4

Modified version of the HwProcessor concept.
408605.fig.004