High level modeling of Dynamic Reconfigurable FPGAs

Figure 6

Block Diagram of the architecture of our reconfigurable system.