Research Article

High level modeling of Dynamic Reconfigurable FPGAs

Figure 7

Modeling of the IPIF hardware wrapper.
408605.fig.007