Research Article

High level modeling of Dynamic Reconfigurable FPGAs

Figure 8

Modeling of a BM.
408605.fig.008