Research Article

High level modeling of Dynamic Reconfigurable FPGAs

Figure 9

Modeling of the OPB HWICAP peripheral.
408605.fig.009