Research Article

Speeding Up FPGA Placement via Partitioning and Multithreading

Figure 1

Block diagram of the classic simulated annealing (SA).
514754.fig.001