Speeding Up FPGA Placement via Partitioning and Multithreading

Figure 3

Illustration of Step 1. The FPGA is decomposed into multiple balanced regions using multilevel 4-way partitioning. These regions represent tasks to be processed concurrently.