Speeding Up FPGA Placement via Partitioning and Multithreading

Figure 7

Illustration of the speedup variation proportional to the circuit size. The first circuit on the 𝑥-axis is the smallest and the last one is the largest.