Speeding Up FPGA Placement via Partitioning and Multithreading
Table 2
Qualitative comparison of the proposed parallel VPR placement algorithm against previously proposed parallel placement algorithms from the FPGA domain. NA stands for not available.