- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
International Journal of Reconfigurable Computing
Volume 2009 (2009), Article ID 529512, 14 pages
doi:10.1155/2009/529512
A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications
1Terrestrial Wireless Systems, Communications Research Centre, 3701 Carling Avenue, BOX 11490, Station H, Ottawa, ON, K2H 8S2, Canada
2Department of Electronics, Carleton University, 1125 Colonel By Drive, Ottawa, ON, K1S 5B6, Canada
Received 26 November 2008; Accepted 23 June 2009
Academic Editor: Neil Bergmann
Copyright © 2009 H. Ho et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
How to Cite this Article
H. Ho, V. Szwarc, and T. Kwasniewski, “A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications,” International Journal of Reconfigurable Computing, vol. 2009, Article ID 529512, 14 pages, 2009. doi:10.1155/2009/529512