A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications : Figure 1

Figure 1: Systolic array structure for parallel computation of an -point DFT.