A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications

<table>Block diagram of the control block in the CU.</table>

International Journal of Reconfigurable Computing

Figure 14: A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications 